Hi Jesse,
The RZ/V2M uses Renesas in-house DRP-AI, which runs MACs.
https://www.renesas.com/us/en/produ...cessor-isp-vision-ai-assp-real-time-human-and
RZ/V2M
infoActiveSamples Available
AI Accelerator (DRP-AI), 4K-compatible Image Signal Processor (ISP), Vision-AI ASSP for Real-time Human and Object Recognition
View attachment 51745
The AI hardware IP,
DRP-AI, configured with
DRP and AI-MAC, combines both a high-speed AI inference and low power consumption and realizes 1TOPS/W class power performance. In addition, the image signal processor (ISP) is highly robust, producing a stable image independent of the environment, allowing for a high AI recognition accuracy. With these features, the RZ/V2M realizes low power consumption, which is a challenge for embedded devices, making heat dissipation measures easier. Since heat sinks and cooling fans are no longer needed, the equipment can be miniaturized and the BOM cost can be reduced. The result is that it is ideal for vision AI applications in a wide range of embedded markets, including surveillance security, retail, office automation (OA), industrial automation, robotics, and healthcare. In addition, the RZ/V2M also features abundant high-speed communication interfaces such as USB 3.1, PCI-Express, Gigabit Ethernet, and many CPU peripheral functions, so it can also be used in a variety of applications.
DRP-AI patent:
US11249722B2 Semiconductor device and method of controlling the semiconductor device 20180615
View attachment 51746
A semiconductor device includes a
dynamic reconfiguration processor that performs data processing for input data sequentially input and outputs the results of data processing sequentially as output data, an accelerator including a parallel arithmetic part that performs arithmetic operation in parallel between the output data from the dynamic reconfiguration processor and each of a plurality of predetermined data, and a data transfer unit that selects the plurality of arithmetic operation results by the accelerator in order and outputs them to the dynamic reconfiguration processor.